




# Portas Lógicas

# Tabelas verdade

- Seja um sistema digital que implemente a função lógica F.
  - A,B : Variáveis lógicas de entrada
  - Z : Variável lógica de saída



| Entradas    | A | B | Z | Saída |
|-------------|---|---|---|-------|
| Combinações | 0 | 0 | 1 |       |
|             | 0 | 1 | 0 |       |
|             | 1 | 0 | 1 |       |
|             | 1 | 1 | 0 |       |

# Portas Lógicas

- Operação Inversora (NOT)

Tabela Verdade

| A | Z |
|---|---|
| 0 | 1 |
| 1 | 0 |


Representação Gráfica



Função Lógica

$$Z = \bar{A}$$

Diagrama Temporal



INSTITUTO FEDERAL  
SANTA CATARINA  
Campus Araranguá

# Portas Lógicas

- Operação Ou (OR)

Tabela Verdade

| A | B | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



Representação Gráfica



Função Lógica

$$Z = A + B$$

Diagrama Temporal




# Portas Lógicas

- Operação E (AND)

Tabela Verdade

| A | B | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


Representação Gráfica



Função Lógica




$$Z = A \cdot B$$

Diagrama Temporal




# Portas Lógicas

- Precedência das Operações




# Portas Lógicas


- Operação NOR




=



- Operação NAND



=




# Portas Lógicas

- Operação Ou Exclusivo (XOR)

Tabela Verdade

| A | B | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


Representação Gráfica



Função Lógica


$$Z = A \oplus B$$

Diagrama Temporal



# Portas Lógicas

- Operação XNOR




# Avaliação das Expressões Booleanas

- Construção da Tabela Verdade:
  - Combinações das n variáveis de entrada:  $2^n$
  - Criar n colunas com as  $2^n$  linhas de combinações
  - Criar colunas para variáveis de entrada complementadas
  - Avaliar a equação:
    - Parênteses
    - Operação E
    - Operação OU
- Exemplo


$$Z = A + B \cdot \overline{C}$$

# Descrever Circuitos Lógicos Algebraicamente




INSTITUTO FEDERAL  
SANTA CATARINA  
Campus Araranguá

# Descrever Circuitos Lógicos Algebraicamente




INSTITUTO FEDERAL  
SAINTA CATARINA  
Campus Araranguá

# Descrever Circuitos Lógicos Algebraicamente






INSTITUTO FEDERAL  
SAINTA CATARINA  
Campus Araranguá

# Descrever Circuitos Lógicos Algebraicamente



# Descrever Circuitos Lógicos Algebraicamente



# Exercícios

- Para cada um dos dois circuitos:
  - Escrever a equação lógica que represente o circuito;
  - Desenvolver uma tabela-verdade no MS-Excel;
  - Simular no DigiWorks;
  - Comparar os resultados.




INSTITUTO FEDERAL  
SAINTA CATARINA  
Campus Araranguá


# Padrão IEEE/ANSI para portas lógicas




NOT




AND



OR



NAND



NOR

